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Background to presentation
May 2013 –- ten years of Qucs development as a GPL package supporting circuit
simulation and compact device modelling
New development team starts work to take Qucs-0.0.16 to an improved
level of performance with expanded simulation and modelling facilities
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Circuit Simulator development time line
 
Next generation GPL circuit simulators
● Open source tools
● Run on popular hardware – PC … Laptop ... Tablet
● Employ Verilog-A for emerging technology model development
● Include RF circuit simulation
● Include statistical circuit analysis
● Include thermal circuit analysis
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Stage 1 - Setup a simple GUI and a simulator.
Stage 2 - Implementation of powerful circuit analysis tools.
Stage 3 - Support for more design- and synthesis tools.
Stage 4 - Implementation of industry standard device models.
Stage 5 - Design realization, production, verification.


















Qucs package : 3. GUI
Major changes/work since Qucs version 0.0.16:
* Removed Qt3: an ongoing process. Initially, Qucs was a Qt3 application. Qt4 
introduced API changes in some areas. To help porting Qt tool kit applications an 
official aid called qt3to4 was provided with the Qt4 software distribution. 
However, in the future the Qt3Support library will not be part of the next generation 
Qt5 tool kit. The porting process requires extensive work to replace Qt3Support 
with newer C++ classes. An important Qucs mid-term goal is the removal of 
all Qt3Support.
* The current implementation of the Qucs GUI uses rather low-level drawing 
routines operating within a complicated software architecture. Some of the current 
Qt C++ classes are not supported by Qt5, hence a long term issue is to make the 
Qucs GUI code future proof. One suggestion, currently being worked on, is to use 
the Qt4 Graphics View Framework.
* Extend QucsConv to work with current and future GPL versions of SPICE, including
ngspice and Xyce.
*Added a Qucs Verilog-A dynamic loader: now in latter stages of development and 
testing. The dynamic loader reuses the symbol loading technique introduced in 
Qucs version 0.0.16 while introducing a new dynamic code loader. There is no need 
to recompile Qucs and Qucsator to add new Verilog-A models. Model symbols, and 
properties for Qucs, as well as compiled modules for qucssator are loaded 
dynamically during runtime.
* Many bug fixes undertaken in the Qucs GUI code and additions made for improving 
the quality of schematic drawings.
  
Qucs package : 4. Analogue simulation engine
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Major changes/work since Qucs version 0.0.16:
* Much of the functionality of the Qucsator simulator has been moved to  a 
shared library, with Qucsator now just a thin wrapper for this.
What can users do with the new simulation library?
* Users can load netlists with special circuit elements and perform 
transient simulations from within their own C++ code.
* Simulations can be performed in either a synchronous, or  asynchronous 
mode. In the first case, transient step size control is done by the  user, in the 
second the simulator solves multiple minor steps between  major steps 
specified by the user.
* Data from probes etc. can be extracted at every time step
* Special circuit elements allow the user to set voltages at each time  step, with 
other elements, such as a controllable current source, switches, resistances etc. 
are planned
* An interface to the library for the Matlab/Octave language has also been 
created.  This works with the current development version of Octave.
  





























Schematic capture >>> Simulation >>> Graphics post processing 
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Qucs simulation capabilities : 2. Digital
*  FreeHDL, http://freehdl.seul.org/
** Icarus Verilog, http://icarus.com/eda/verilog/ 
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Constants: i, j, pi, e, kB, q                                                  Number suffixes: E, P, T, G, M, k, m, u, n, p, f, a
Immediate: 2.5, 1.4+j5.1, [1, 3, 4, 5, 7], [11, 12; 21, 22]     Matrices: M, M[2,3], M[:,3]
Ranges: Lo:Hi, :Hi, Lo:, :                                                   Arithmetic operators: +x, -x, x+y, x-y, x*y, x/y, x%y, x^y
Logical operators: !x, x&&y, x||y, x^^y, x?y:z, x==y, x!=y, x<y, x<=y,x>y, x>=y  
Data processing Tables and plots
Limitations: NO user defined functions
                   or control loops
Equation blocks + simulation data sets
abs adjoint angle arccos arccosec arccot arcosech arcosh arcoth arcsec arcsin arctan arg arsech arsinh artanh 
avg besseli0 besselj bessely ceil conj cos cosec cosech cosh cot coth cumavg cumprod cumsum dB dbm dbm2w 
deg2rad det dft diff erf erfc erfcinv erfinv exp eye fft fix floor Freq2Time GaCircle GpCircle hypot idft ifft imag 
integrate interpolate inverse kbd limexp linspace ln log10 log2 logspace mag max min Mu Mu2 NoiseCircle norm 
phase PlotVs polar prod rad2deg random real rms Rollet round rtoswr rtoy rtoz runavg sec sech sign sin sinc sinh 
sqr sqrt srandom StabCircleL StabCircleS StabFactor StabMeasure stddev step stos stoy stoz sum tan tanh 
Time2Freq transpose twoport unwrap variance vt w2dbm xvalue ytor ytos ytoz yvalue ztor ztos ztoy  
Post-simulation data processing : 1. using Qucs
  
Post-simulation data processing : 2. using Octave
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Post-simulation data processing : 3. using Python
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#  Basic Python script to demonstrate Qucs simulation with Qucsator
#
import subprocess
import parse_result as pr
import numpy as np
import matplotlib.pyplot as plt
#
from string import Template
#
def runSim():
  netfile = open('RC.net', 'r')
  outfile = open('sim_result.dat', 'w')



















Vac:V1 in gnd U = "1V"  f = "1 kHz"
R:R1 out in R = "1 k" 
C:C1 out gnd C = "1 u"
.AC:AC1 Start = "1 Hz" Stop = "10 MHz" Points = "50" Type ="log"
Qucsator
Parse Qucsator output data
in Python format
Plot with matplotlib




Qucs RF analogue simulation : slide 1
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Qucs RF analogue simulation : slide 2
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Qucs RF analogue simulation : slide 3
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Qucs RF analogue simulation : slide 4
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Qucs/Matlab synchronous simulation – an boostconverter example
# Qucs 0.0.18  C:/Documents and Settings/s0237326/My Documents/Temp/boostconverter.sch
# boostconverter.net
L:L1 _net0 dio L="47uH" I="0"
Vdc:V2 _net0 gnd U="12V"
Eqn:Eqn1 Tmax="Bperiod*20" Tstep="Bperiod/1000" Export="yes"
.ETR:ETR1 IntegrationMethod="Trapezoidal" Order="2" InitialStep="1 ns" MinStep="Tstep" 
     MaxIter="150" reltol="0.001" abstol="1 pA" vntol="1 uV" Temp="26.85" LTEreltol="1e-3" 
     LTEabstol="1e-6" LTEfactor="1" Solver="CroutLU" relaxTSR="no" initialDC="yes" MaxStep="Tstep"
Eqn:Eqn2 Bfreq="40k" Bperiod="1/Bfreq" Bduty="50" Ton="Bperiod*Bduty/100" Toff="Bperiod-Ton" 
Export="yes"
Relais:S1 ctrl dio gnd gnd Vt="0.5 V" Vh="0.1 V" Ron="1" Roff="1e12" Temp="26.85"
Vrect:V1 ctrl gnd U="1V" TH="Ton" TL="Toff" Tr="1 ns" Tf="1 ns" Td="0 ns"
Diode:D1 out dio Is="1e-12 A" N="1" Cj0="10 fF" M="0.5" Vj="0.7 V" Fc="0.5" Cp="0.0 fF" Isr="0.0" Nr="2.0" 
    Rs="0.0 Ohm" Tt="0.0 ps" Ikf="0" Kf="0.0" Af="1.0" Ffe="1.0" Bv="0" Ibv="1 mA" Temp="26.85" Xti="3.0" 
    Eg="1.11" Tbv="0.0" Trs="0.0" Ttt1="0.0" Ttt2="0.0" Tm1="0.0" Tm2="0.0" Tnom="26.85" Area="1.0"
C:C1 out gnd C="100u" V="0"





Tstart = 0; n = 100;  tend = 5e-4;
% fixed-step synchonous solver test
clear qtr_async1
% create a new asynchronous solver object from a netlist
qtr_async1 = asynctrcircuit('boostconverter.net');
% initialist the simulation
qtr_async1.init(tstart, (tend - tstart) / (10 * n));
% get the number of nodes
N = qtr_async1.getn;
% get the number of voltage sources
M = qtr_async1.getm;
% choose some time points
T1 = linspace(tstart, tend, n)';
% initialise storage for the solution
Y1 = zeros(numel(T1), M+N);
% get the initial solution
Y1(1, 1:(N+M)) = qtr_async1.getsolution();
% step through time solving the circuit
for ind = 2:numel(T1)
     % accept the step into the solution history
     qtr_async1.acceptstep(T1(ind));
     % get the node voltages and currents at the current time
     Y1(ind, 1:(N+M)) = qtr_async1.getsolution();
end
% plot the node voltages and branch currents
figure; 
AX = plotyy(T1 * 1000, Y1(:,1:N), T1 * 1000, Y1(:,((N+1):(N+M))));
title ('Boost Converter', 'FontSize', 14)
xlabel('Time (ms)', 'FontSize', 14)
set(get(AX(1),'Ylabel'),'String','Node Voltages', 'FontSize', 14) 
set(get(AX(2),'Ylabel'),'String','Branch Currents', 'FontSize', 14) 
Qucs netlist: boostconverter.net





Qucs basic device and circuit macromodel modelling tools
Simulator → Qucs-0.0.18 ngspice-26 Xyce-6.0 SPICEOPUS-2.31
EDD Verilog-A1 B Verilog-A2 B Verilog-A3   B Verilog-A4
Features
Operators X X X X X X    X
Arithmetic
functions
ABS X X X X X X    X
DDT X X X X X
DDX X X X X X X
IF X X X X X X
POW X X X X X X    X
RND X X X ?
SQRT X X X X X X    X
TABLE X X
Exponential,
logarithmic and X X X X X X   X
trigonometric
functions
1. DC, AC, AC noise, S parameters, TRAN and HB.
2. DC, AC and TRAN.
3. DC, AC, TRAN and HB.
4.    Not implemented.
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Qucs enhanced ADMS/Verilog-A modelling  
// VATest - Verilog-A statement test module.
//          This block module has a simple operational electrical circuit which
//          just connects signals between input Pin and output Pout.  
//          The nominal series R should be 30 Ohm with small shunt capaciter to ground 
//          via internal node n2 and a diode connected between node n1 and ground.
//          See the Verilog-A code for details of the component model and connections.
//          The main  purpose of the module is test the ADMS compiler Verilog-A statement 
//          coverage and to identify the C++ code generated by each statement.  
//          It should be useful as a test bench in the future when Qucs upgrades to
//          new versions of ADMS, beyond 2.30, and for testing the operation of the Qucs xml
//          files qucsVersion.xml, qucsMODULEcore.xml, qucsMODULEdef.xml, qucsMODULEgui.xml and
//          analogfunction.xml.         
//
//   This is free software; you can redistribute it and/or modify
//   it under the terms of the GNU General Public License as published by
//   the Free Software Foundation; either version 2, or (at your option)
//   any later version.
// 
//   Copyright (C), Mike Brinson, mbrin72043@yahoo.co.uk, November 2013.
//
// Use of 'include compiler directive.
`include "disciplines.vams"
`include "constants.vams"
// Use of `define compiler directive
`define GMIN 1e-12
//  Verilog-A module statement.
module VATest (Pin, Pout);
inout Pin, Pout;             // Module external interface nodes.
electrical Pin, Pout;
electrical n1, n2;           // Module internal nodes.
//   ground statement
//ground gnd;   // Ground (gnd) statement appears not to work.                     
// Typical parameter statements
`define attr(txt) (*txt*) 
parameter integer Param1 = 1     from [1 : 10]       `attr(info="Integer parameter");
parameter real    Param2 = 1.0123456789   from (-inf : inf)   `attr(info="Real parameter");
parameter real    R1 = 1.0       from [1e-6 : 1e6]   `attr(info="Resistance in the range 1e-6 to 1e6 ohm" unit="Ohm");
parameter real    R2 = 19.0      from [1e-6 : 1e6]   `attr(info="Resistance in the range 1e-6 to 1e6 ohm" unit="Ohm");
parameter real    R3 = 10.0      from [1e-6 : 1e6]   `attr(info="Resistance in the range 1e-6 to 1e6 ohm" unit="Ohm");
parameter real    C1 = 1e-12     from [1e-15 : 1]    `attr(info="Capacitance in the range 1f to 1 F" unit = "F");
parameter real    KLN = 0.1      from (-inf : inf)   `attr(info="Capacitance linear coefficient" unit = "F/V");
parameter real    KQ  = 0.05     from (-inf : inf)   `attr(info="Capacitance quadratic coefficient" unit = "F/(V*V)");
parameter real    KC =  0.0025   from (-inf : inf)   `attr(info="Capacitance cubic coefficient" unit = "F/(V*V*V)");
parameter real    Is = 1e-14     from [1e-20 : 1e-2] `attr(info="Diode saturation current" unit="A");
parameter real    MAXEXP = 40.0  from [1.0  : 100]   `attr(info="Diode exponent maximum coefficient");
parameter integer RemoveZero = 1 from (-inf : inf) exclude 0 `attr(info="Show use of exclude statement");   // Tests Verilog-A exclude statement.
parameter real    KF  = 1e-12    from [0 : INF)       `attr(info="Flicker noise coefficient");
parameter real    AF  = 1.0      from [0 : INF)       `attr(info="Flicker noise exponent");
parameter real    FFE  = 1.0     from [0 : INF)       `attr(info="Flicker noise frequency exponent");
parameter real    Temp  = 26.85  from [-273.15 : 300] `attr(info="Simulation temperature" unit="Celsius");
Pin Pout
Module VATest
Qucs/ADMS Verilog-A statement coverage: part 1
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Qucs enhanced ADMS/Verilog-A modelling  




real Real1, Real2, Real3;
real NumScaleE, NumScaleP, NumScaleT, NumscaleG, NumscaleM, Numscalek, NumScaleh, NumScaleD, NumScaled;
real NumScalec, NumScalem, NumScaleu, Numscalen, NumscaleA, Numscalep, NumScalef, NumScalea;
integer Int1, Int2, Int3, Pcount;
integer SwitchValue;
real Con1, Con2, Con3, Con4, Con5, Con6, Con7, Con8, Con9, Con10;
real Con11, Con12, Con13, Con14;
real Pcon1, Pcon2, Pcon3, Pcon4, Pcon5, Pcon6, Pcon7;
real TempK, DEL, P5, x, xdiff, Id;
real Q1, Ceff, Gdiode, Rh1, Ch1;
real P1, P2, P3, P4, z, y;
real Fourkt, TwoQ;
string Hash1, Hash2, Hash3, Hash4;
//
//  Definition of user defined sinc function
//
    analog function real sinc;
       input arg;
       real  arg;
       begin
        if (arg != 0.0)
           sinc = sin(arg)/arg;
        else
           sinc = 1.0;
       end
    endfunction
//
//  Define branches.
//
branch (n1) bn1;
branch (n1, n2) bn1n2;
//








     SwitchValue = 1;
`else




Qucs enhanced ADMS/Verilog-A modelling  




$strobe("Test 3: SwitchValue = %d ", SwitchValue);




     SwitchValue = 1;
`else
     SwitchValue = 0;
`endif






//     $strobe statements output test results to simulation log.
//     Data is listed under "errors" section of log.
//









// Set reals - scientific notation.
//




    Int1  = 1;   Int2  = 2;   Int3  = 3; 
//
// Set reals - engineering notation.
//
     NumScaleE = 1E;  NumScaleP = 2P;    NumScaleT = 3P;  NumscaleG = 4G;  NumscaleM = 5M;
     Numscalek =  6k;   NumScaleh = 7h;    NumScaleD = 8D;  NumScaled = 9d;
     NumScalec = 10c; NumScalem = 11m; NumScaleu = 12u; Numscalen = 13n; 
     NumscaleA = 14A; Numscalep =  15p;  NumScalef = 16p;  NumScalea = 17a;
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Qucs enhanced ADMS/Verilog-A modelling  
Qucs/ADMS Verilog-A statement coverage: part 4
// Set Verilog-A mathematical constants.
//
    Con1 =  `M_PI;    Con2  = `M_TWO_PI;  Con3  = `M_PI_2;     Con4  = `M_PI_4;
    Con5 =  `M_1_PI;  Con6  = `M_2_PI;    Con7  = `M_2_SQRTPI; Con8  = `M_E;
    Con9 =  `M_LOG2E; Con10 = `M_LOG10E;  Con11 = `M_LN2;      Con12 = `M_LN10;
    Con13 = `M_SQRT2; Con14 = `M_SQRT1_2;
    $strobe("%s", Hash1);
    $strobe("Start @(initial_model) statement.");
//
    $strobe("Test 1: `M_PI    = %g,  `M_TWO_PI  = %g , `M_PI_2     = %g ,      `M_PI_4 = %g ",  Con1, Con2,  Con3,  Con4);
    $strobe("        `M_1_PI  = %g,    `M_2_PI    = %g ,     `M_2_SQRTPI = %g , `M_E    = %g ",  Con5, Con6,  Con7,  Con8);
    $strobe("        `M_LOG2E = %g, `M_LOG10E  = %g , `M_LN2      = %g , `M_LN10 = %g ",  Con9, Con10, Con11, Con12);
    $strobe("        `M_SQRT2 = %g, `M_SQRT1_2 = %g ", Con1, Con2);
//
// Set Verilog-A physical constants.
//
     Pcon1 = `P_Q;     Pcon2 = `P_C;   Pcon3 = `P_K; Pcon4 = `P_H;
     Pcon5 = `P_EPS0;  Pcon6 = `P_U0;  Pcon7 = `P_CELSIUS0;
     $strobe("Test 2: `P_Q     = %g, `P_C  = %g , `P_K        = %g , `P_H = %g ",  Pcon1, Pcon2,  Pcon3,  Pcon4);
     $strobe("        `P_EPS0  = %g, `P_U0 = %g , `P_CELSIUS0 = %g ",              Pcon5, Pcon6, Pcon7);
//
// Diode model I/V and noise characteristic constants
//
     P5 = Is*exp(MAXEXP);
     TempK = Temp+`P_CELSIUS0;
     DEL  = `P_Q/(`P_K*TempK);
     Fourkt = 4.0*`P_K*TempK;
     TwoQ   = 2.0*`P_Q;
//
     $strobe("End @(initial_model) statement.");
     $strobe("%s", Hash1);
//
//   Test of case statement
//
     Pcount = 2;
     case (Pcount)
       0:  z = 0.0;
       1:  z = 1.0;
       2:  z = 2.0;
       3:  z = 3.0;
       4:  z = 4.0;
       default: z = 99.0;
     endcase
     $strobe("Case statement z = %10.6g", z);
end     
22
  
Qucs enhanced ADMS/Verilog-A modelling  
Qucs/ADMS Verilog-A statement coverage: part 5
//  Dummy @(initial_step) statement.
//
  @(initial_step) begin
    $strobe("%s", Hash2);
    $strobe("Start @(initial_step) statement.");   
//
//  Test for statement.
    $strobe("Test 7: for loop. ");
    Rh1 = 10k; Ch1 = 1u;
    for (Pcount = 1; Pcount < 11; Pcount = Pcount+1) begin
      Rh1 = Rh1+ 1k;
      Ch1 = Ch1+ 1u;
      $strobe("Rh1 = %g, Ch1 = %g ", Rh1, Ch1);
      $strobe("Pcount = %d ", Pcount);
    end
    $strobe("_____________________________________________________________________________________________________________");
//
//  Test while loop.
    $strobe("Test 8: while loop. ");
    Rh1 = 20k; Ch1 = 2u;
    Pcount = 1;
    while (Pcount < 11) begin
      Rh1 = Rh1+ 2k;
      Ch1 = Ch1+ 2u;
      $strobe("Rh1 = %g, Ch1 = %g ", Rh1, Ch1);
      $strobe("Pcount = %d ", Pcount); 
      Pcount = Pcount+1;
    end
    $strobe("_____________________________________________________________________________________________________________");
//
//  Test if statement, $given.
    $strobe("Test 10: if statement and $given system function");
    if ($given(Param1)) 
      begin
        $strobe("          Param1 confirmed by $given, value = %d ",Param1 );
      end
    else
      begin
        $strobe("          Param1 not found by $given system function");
      end
    $strobe("_____________________________________________________________________________________________________________");
//
//  Test if statement, $param_given.
    $strobe("Test 11: if statement and $param_given system function");
    if ($param_given(Param2)) 
      begin
        $strobe("         Param2 confirmed by $param_given, value = %10.6g ", Param2);
      end
    else
      begin
        $strobe("         Param2 not found by $param_given system function");
      end
    $strobe("_____________________________________________________________________________________________________________");    
// 23
  
Qucs enhanced ADMS/Verilog-A modelling  
Qucs/ADMS Verilog-A statement coverage: part 6
//
//   Test Verilog_a buit-in functions.
//
     P1 = ln(1.0);       P2 = log(1.0);      P3 = exp(1.0);  P4 = sqrt(2.0);
     $strobe("Test 5:  ln(1.0) = %10.6g,      log(1.0) = %10.6g,   exp(1.0) = %10.6g,  sqrt(2.0) = %10.6g ",P1, P2, P3, P4);
     P1 = min(1.0, 2.0); P2 = max(1.0, 2.0); P3 = abs(-2.0); P4 = floor(2.0);
     $strobe("   min(1.0, 2.0) = %10.6g, max(1.0, 2.0) = %10.6g,  abs(-2.0) = %10.6g, floor(2.0) = %10.6g ",P1, P2, P3, P4);
                         P2 = pow(2.0, 4.0); P3 = sin(1.0);  P4 = cos(1.0);                                                            // Function ceil NOT implemented!
     $strobe("                               pow(2.0, 4.0) = %10.6g,   sin(1.0) = %10.6g,   cos(1.0) = %10.6g ", P2, P3, P4);
     P1 = tan(1.0);      P2 = asin(1.0);     P3 = acos(1.0); P4 = atan(2.0);
     $strobe("        tan(1.0) = %10.6g,     asin(1.0) = %10.6g,  acos(1.0) = %10.6g,  atan(2.0) = %10.6g ",P1, P2, P3, P4);
                         P2 = hypot(2.0, 2.0); P3 = sinh(1.0); P4 = cosh(2.0);                                                         // Function atan2 NOT implemented!
     $strobe("                             hypot(2.0, 2.0) = %10.6g,  sinh(1.0) = %10.6g,  cosh(2.0) = %10.6g ", P2, P3, P4);  
     P1 = tanh(1.0);          P2 = atanh(0.2);  P3 = $vt(27);  P4 = $temperature;
     $strobe("       tanh(1.0) = %10.6g,    atanh(0.2) = %10.6g,    $vt(27) = %10.6g $temperature = %10.6g",P1, P2, P3, P4);  // Functions asinh and acosh NOT implemented!
     $strobe("End @(initial_step) statement.");
     $strobe("%s", Hash2);
  end                                                                                                                                  // End of @(initial_step) statement.
//
//  Dummy @(initial_instance) statement.
//
  @(initial_instance) begin
    $strobe("%s", Hash3);
    $strobe("Start @(initial_instance) statement.");
//
//  Test user defined sinc function.
//
    $strobe("Test 9: Test of user defined sinc function. ");
    for (Pcount = 0; Pcount < 11; Pcount = Pcount+1) 
      begin
        z = Pcount;
        y = sinc(z);
        $strobe("x = %10.6g , y = %10.6g ", z, y);
    end
    $strobe("End @(initial_instance) statement.");
    $strobe("%s", Hash3);
  end                                                                                                                                  // End of @(initial_instance) statement.
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Qucs enhanced ADMS/Verilog-A modelling  
Qucs/ADMS Verilog-A statement coverage: part 7
//
// Dummy @(final_step) statement. 
//
  @(final_step) begin
    $strobe("%s", Hash4);
    $strobe("Test 7: Inside @(final_step) statement.");
    $strobe("%s", Hash4);
  end           // End of @(final_step) statement.
//
//
// Basic semiconductor diode I/V model, capacitance Ceff model and resistance current contributions,
// plus noise.
//
 x = DEL*V(n1);
 xdiff = x-MAXEXP;
 I(Pin, n1)    <+  V(Pin, n1)/R1;
 I(Pin, n1)    <+  white_noise(Fourkt/R1, "thermal");
 I(bn1)        <+  (x > MAXEXP) ? P5*(1.0+xdiff*(1.0+xdiff*(0.5+xdiff/6))) : Is*(exp(x)-1.0);
 I(bn1)        <+  white_noise(TwoQ*((x > MAXEXP) ? P5*(1.0+xdiff*(1.0+xdiff*(0.5+xdiff/6))) : Is*(exp(x)-1.0)), "shot");
 I(bn1)        <+  V(bn1)*`GMIN;    // Diode junction parallel R = 1/GMIN.  
 I(bn1)        <+  flicker_noise(KF*pow((x > MAXEXP) ? P5*(1.0+xdiff*(1.0+xdiff*(0.5+xdiff/6))) : Is*(exp(x)-1.0), AF), FFE, "flicker");
 I(bn1n2)     <+  V(bn1n2)/R2;
 I(bn1n2)     <+  white_noise(Fourkt/R2, "thermal");
 I(n2)           <+  ddt((C1*(1.0+V(n2)*(KLN+V(n2)*(KQ+KC*V(n2)))))*V(n2));   
 I(n2, Pout)   <+  V(n2, Pout)/R3;
 I(n2, Pout)   <+  white_noise(Fourkt/R3, "thermal");
//  Diode conductance.
 Gdiode  = ddx((x > MAXEXP) ? P5*(1.0+xdiff*(1.0+xdiff*(0.5+xdiff/6))) : Is*(exp(x)-1.0), V(n1));
// Ceff is the effective capacitance of component C1.
 Ceff = ddx((C1*(1.0+V(n2)*(KLN+V(n2)*(KQ+KC*V(n2)))))*V(n2), V(n2));
 $strobe("Test 6 : Effectve capacitance Ceff = %g, Diode conductance Gd = %g ", Ceff, Gdiode);
//
//  Test ground statement.
//
// Id  = Gdiode*V(n1,gnd);                           // Ground (gnd) statement appears not to work.





Qucs enhanced ADMS/Verilog-A modelling:   Part 2;
an experimental implementation of BSIM6 Verilog-A
    code compiled with  the Qucs version of ADMS 2.30    
26
  
Qucs enhanced ADMS/Verilog-A modelling:   Part 3;




Qucs polynomial non-linear semiconductor device modelling 
and HB simulation: Part 1 Introduction
Modelling the non-linear diode Id/Vd equation for Harmonic Balance simulation
The diode equation Id = Is*(exp(Vd/Vt(Temp)-1.0) is subject to numerical overflow when Vd is large.
To ensure that numerical overflow does not occur the Verilog-A hardware description language represents exp(x) by
limexp(x) = (x < 80.0) ? exp(x) : exp(80.0)*(1.0+(x-80.0)). Although limexp(x) largely prevents numerical overflow
it does so by employing a linear approximation to the diode Id/Vd characteristic and an if statement to select the 
correct equation for each region of operation, allowing possible higher order discontinuities in the differential Id/Vd 
characteristics.  Such discontinuities tend to cause RF Harmonic Balance simulation to either fail to converge or at best 
slowly converge to a satisfactory solution.  Similar comments also apply to device dynamic charge equations.
Vx =  [-2,-1.5-1,0,0.1,0.2,0.3,0.4,0.5,0.6,0.7,0.8,0.9,1.0, 
      1.1,1.2,1.3,1.4,1.5,1.6,1.7,1.8,1.9,2.0,2.1,2.2,2.3,
      2.4,2.5,2.6,2.7,2.8,2.9,3.0];
Vy =  [-2,-1.5,-1,0,0.1,0.2,0.3,0.4,0.5,0.6,0.7,0.8,0.9,1.0, 
       1.08,1.13,1.165,1.2,1.23,1.255,1.28,1.3,1.31,1.33,1.34,
       1.36,1.375,1.385,1.4,1.415,1.43,1.445,1.46,1.475];
%
n= 4;
p = polyfit(Vx, Vy,n)
Vs=0.01635*Vx4-0.056794*Vx3-0.1324*Vx2+1.04041*Vx-0.051718
Voltage transfer function
Continuous first and second order differentials
Octave numerical curve fitting script
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Qucs polynomial non-linear semiconductor device modelling 
and HB simulation: Part 2 EDD diode Id/Vd model
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Qucs polynomial non-linear semiconductor device modelling 
and HB simulation: Part 3 swept Harmonic Balance simulation
  
31
Using Qucs and optimisation for model parameter extraction: Part 1;
Manual diode model parameter estimation
Measured data
Change  “Parameter Data”  values  IsI, NI  and  RsI by  hand  and  press key F2 to 
simulate circuit performance.  Observe the effects of parameter changes from data
plot.
  
Using Qucs and optimisation for model parameter extraction: 
Part 2; Automated diode parameter estimation using ASCO 
32ASCO (A SPICE Circuit Optimizer): available from asco.sourceforge.net 
Optimisation error functions.
Measured values for a four point test circuit.
Set values for IsI, NI and RsI then press key F2, yields optimised values as output.
Optimisation ranges.
  
Qucs large signal noise modelling and simulation in the transient 
domain: Part 1; An Octave script for generating random 
noise sequences
% Experimental Octave XXX.dat script generation program.
% This script generates noise voltage and current Qucs 'dat' files
% for use with file based voltage and current generators. 
% Input  ----- Enter data from keyboard as requested.
% Output ----- XXX.dat text file written to disk in working directory.
filename = input('Enter name of dat file [format ''file1.dat''] > ');
Version  = input('Enter Qucs version number [format ''x.x.xx''] > ');
Npoints  = input('Enter the number of data points in noise sequence > ');
Ftime    = input('Enter the finish time of the noise sequence  [in seconds] > ');
IorV     = input('Enter current or voltage generator [format ''I'' or ''V'' ] > ');
Type     = input('Enter type of noise required [format ''n'' or ''f''] > ');
% n = normally distributed pseudo-random elements having zero mean and varience one.
% f = 1/(f^alpha) power law pseudo-random elements.
if (Type == 'n')
   x = randn(1,Npoints);
elseif (Type == 'f')
  alpha = input('Enter power law coefficient > ');





fid = fopen(filename, "w");
fprintf(fid, "<Qucs Dataset %s>\n", Version);
fputs(fid, "<indep time ");
fprintf(fid, "%d>\n", Npoints);
for i= 1 : length(t)
 fprintf(fid, "%12.3e\n", t(i));
endfor
fputs(fid, "</indep>\n");
if (IorV == 'I')
   fputs(fid, "<dep IOctave.It time>\n");
else
   fputs(fid, "<dep VOctave.Vt time>\n");
endif
for i= 1 : length(t)




function x = powernoise(alpha, N, varargin)
% Generate samples of power law noise. The power spectrum
% of the signal scales as f^(-alpha).
%% Useage:
%  x = powernoise(alpha, N)
%  x = powernoise(alpha, N, 'option1', 'option2', ...)
% Inputs:
%  alpha - power law scaling exponent
%  N     - number of samples to generate
%% Output:
%  x     - N x 1 vector of power law samples
%% With no option strings specified, the power spectrum is
% deterministic, and the phases are uniformly distributed in the range
% -pi to +pi. The power law extends all the way down to 0Hz (DC)
% component. By specifying the 'randpower' option string however, the
% power spectrum will be stochastic with Chi-square distribution. The
% 'normalize' option string forces scaling of the output to the range
% [-1, 1], consequently the power law will not necessarily extend
% right down to 0Hz.
% (cc) Max Little, 2008. This software is licensed under the
% Attribution-Share Alike 2.5 Generic Creative Commons license:
% http://creativecommons.org/licenses/by-sa/2.5/
% If you use this work, please cite:
% Little MA et al. (2007), "Exploiting nonlinear recurrence and fractal
% scaling properties for voice disorder detection", 
% Biomed Eng Online, 6:23
% As of 20080323 markup
% If you use this work, consider saying hi on comp.dsp
% Dale B. Dalrymple 
opt_randpow = false;
opt_normal = false;
for j = 1:(nargin-2)
    switch varargin{j}
        case 'normalize', opt_normal = true;
        case 'randpower', opt_randpow = true;






    p2 = (rand(N2,1)-0.5)*2*pi;
    d2 = A2.*exp(i*p2);
else
    % 20080323
    p2 = randn(N2,1) + i * randn(N2,1);
    d2 = A2.*p2;
end
d = [1; d2; 1/((N2+2)^alpha); flipud(conj(d2))];
x = real(ifft(d));
if (opt_normal)







Qucs large signal noise modelling and simulation in the transient 






Qucs large signal noise modelling and simulation in the transient 
domain: Part 3; A large signal semiconductor noise model
Diode large signal noise model
Diode noise test circuit
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Merging circuit design with Qucs simulation






M.E. Brinson and H. Nabijou, Adaptive subcircuits and compact Verilog-A macromodels as integrated design and analysis blocks in 
Qucs circuit simulation, International Journal of Electronics, Vol. 98, No. 5, June 2011 , 631-645. 
  
Qucs statistical circuit simulation using Octave or Python:




5  by 5 sets  of
simulation data
  
Qucs statistical circuit simulation using Octave or Python:
Part 2; Text form of “Parameter sweep” icon 
38
  
Qucs statistical circuit simulation using Octave or Python:
Part 3; Using Octave to generate Parameter sweep lists 
and icon code 
39
Input Data:
1. Parameter sweep icon file name.
2. Version number.
3. Number of data points in list.
4. Mean value of data.
5. Data tolerance (in %)
Octave can generate random
numbers from a large number
of distributions, for example
Uniform            unifrnd
Binomial          binrnd
Exponential     exprnd
Normal            normrnd
Weibull            wblrnd
  
Qucs statistical circuit simulation using Octave or Python:
Part 4;  An example : Distribution of resistance component 
values generated using the Octave script presented in the 
previous slide 
40
Brinson M.E., A Qucs/QucsStudio swept parameter technique for statistical circuit simulation, International Journal
of Microelectronics and Computer Science, 2013, Volume 4, Number 3, pp. 92-97.
  
Qucs statistical circuit simulation using Octave or Python:
Part 5; A basic Python statistical example; -3dB output
voltage distribution for a RC filter   
41
# -*- coding: utf-8 -*-
"""
Qucs/Python sensitivity script sensitivity.py
This is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2, or (at your option)
any later version.
Copyright (C), C. Novak, January 2014: Modified  Mike Brinson, February 2014
"""
import subprocess
import parse_result as pr
import numpy as np
import numpy.random as rnd
import matplotlib.pyplot as plt
from string import Template
def minus3dB(x, y):
    for (ind, xval) in enumerate(x):
        if y[ind] < 0.71:
            return x[ind]
def create_NetList(netlist_filename, values):
    templ_file = open(netlist_filename, 'r')
    templ = Template(templ_file.read())
    netlist = templ.substitute(values)
    f = open('temp.net', 'w')
    f.write(netlist)
    f.close()
   
def runSim():
    Fin = 'temp.net'
    Fout = 'sim_result.dat' 
    netfile = open(Fin, 'r')
    outfile = open(Fout, 'w')
    process = subprocess.Popen('./qucsator', stdin=netfile, stdout=outfile)
    process.wait()
    netfile.close()




for i in range(N):
    point = {}
    point['Rval'] = 1e3 + 100 * rnd.randn()
    point ['Cval'] = 10e-9
    create_NetList(netlist_filename, point)
    runSim()
    data = pr.parse_file('sim_result.dat')
    x = data['acfrequency']
    y = np.abs(data['out.v'])
    freq = minus3dB(x, y)
    freq_array.append(freq)
plt.hist(freq_array, 10)
plt.xlabel('Frequency (Hz)')
plt.ylabel('Output voltage -3dB distribution')
plt.title('Output voltage -3db distribution versus Frequency (Hz)')
plt.grid()
plt.show()
Vac:V1 in gnd U="1 V" f="1 kHz"
.AC:AC1 Start="1 Hz" Stop="10 MHz" Points="500" Type="log" 
R:R1 out in R="$Rval Ohm"
C:C1 out gnd C="$Cval F" rc_ac.net








C. Novak, “Qucs report: Using Qucs in Textmode”, 2013. Available from C. Novak, “Qucs report: Using Qucs in Text mode”, 2013. Available from http://qucs.sourceforge.net/docs.html.  .  
Qucs system simulation:  Part 1 continuous systems
Example continuous system building blocks
42
Qucs system simulation:  Part 2 sampled data systems
43
Example sampled data system building blocks
Qucs system simulation:  Part 3 switched current analogue systems
44
Single pole low pass filter with fp=20kHz
  
Introduction to compact device modelling with the Qucs EDD blocks, ADMS 
Verilog-A code and Qucs dynamic linking loader: Part 1; model development 
flow chart
  Model equations
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 of device / circuit
 Generate equation
defined device   
(EDD)models from
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Interactive
   testing
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* Only the subset of Verilog-A presented in previous slides allowed 45
  




⋅VPPHI4⋅Vt , BETA=KP⋅WL ⋅
1
1THETA⋅VP
X1=Vp−VsVt , If = [ln 1limexp X1/2 ]
2 , X2=Vp−VdVt , Ir= [ ln 1limexp X2 /2 ]
2
Ispecific=2⋅n⋅BETA⋅VT 2 , Ids=Ispecific⋅If − Ir 
Symbol
EDD Model
Introduction to compact device modelling with the Qucs EDD blocks, ADMS 
Verilog-A code and Qucs dynamic linking loader: Part 2; simplified EPFL-EKV 




Introduction to compact device modelling with the Qucs EDD blocks, ADMS 
Verilog-A code and Qucs dynamic linking loader: Part  3; EPFL-EKV v.26 long 
channel Ids/Vds EDD model interactive testing 
47
  
Introduction to compact device modelling with the Qucs EDD blocks, ADMS 
Verilog-A code and Qucs dynamic linking loader: Part  4a; develop EPFL-EKV 
v.26 long channel Ids/Vds Verilog-A code model and enter it into Qucs with the 
built in text editor 
`include "disciplines.vams"
`include "constants.vams"
module EKVLC(drain, gate, source, bulk);
  inout drain, gate, source, bulk;
  electrical drain, gate, source, bulk;
  `define attr(txt) (*txt*)
  parameter  real L=10e-6 from [1e-20 :inf] `attr(info="channel length" unit="m"); 
  parameter  real W=10e-6 from [0.0:inf] `attr(info="channel width" unit="m");
  parameter  real VTO=0.5 from [0.0:inf] `attr(info="long channel threshold voltage" unit="V");
  parameter  real GAMMA=0.7 from [0.0:inf] `attr(info="body effect parameter" unit="sqrt(V)");
  parameter  real PHI=0.5 from [0.0:inf] `attr(info="bulk Fermi potential" unit="V");
  parameter  real KP=20e-6 from [0.0:inf] `attr(info="transconductance parameter" unit="V/(V*V)");
  parameter  real THETA=50e-3 from [0.0:inf] `attr(info="mobility reduction coefficient" unit="1/V");
  parameter  real Temp = 26.85 from [-200:200] `attr(info="circuit temperature"unit="Celcius");
  real VGprime,VP, n, BETA, X1, Iff, X2, Irr, Ispecific, Ids, T2, vt,Vg, Vs, Vd; 
  analog begin
      @(initial_model) begin
           T2=Temp+273.15; vt=`P_K*T2/`P_Q;  
      end
      Vg=V(gate)-V(bulk); Vs=V(source)-V(bulk); Vd=V(drain)-V(bulk);
      VGprime=Vg-VTO+PHI+GAMMA*sqrt(PHI);
      VP=VGprime-PHI-GAMMA*(sqrt(VGprime+(GAMMA/2)*(GAMMA/2))-GAMMA/2);
      n=1+GAMMA/(2*sqrt(VP+PHI+4*vt));
      BETA=KP*(W/L)*1/(1+THETA*VP);
      X1=(VP-Vs)/vt; Iff=ln(1+limexp(X1/2))*ln(1+limexp(X1/2)); 
      X2=(VP-Vd)/vt; Irr=ln(1+limexp(X2/2))*ln(1+limexp(X2/2));
     Ispecific=2*n*BETA*vt*vt;
     Ids=Ispecific*(Iff-Irr);





Introduction to compact device modelling with the Qucs EDD blocks, ADMS 
Verilog-A code and Qucs dynamic linking loader: Part  4b; build EPFL-EKV 





Introduction to compact device modelling with the Qucs EDD blocks, ADMS 
Verilog-A code and Qucs dynamic linking loader: Part  4c; generate EPFL-EKV 








Introduction to compact device modelling with the Qucs EDD blocks, ADMS 
Verilog-A code and Qucs dynamic linking loader: Part 4d; load EPFL-EKV v.26 
long channel Verilog-A Ids/Vds model  
One, or more, Verilog-A modules loaded
into the “Verilog-A user devices” window
51
  
Introduction to compact device modelling with the Qucs EDD blocks, ADMS 
Verilog-A code and Qucs dynamic linking loader: Part  5; EPFL-EKV v.26 long 
channel Verilog-A Ids/Vds model interactive testing    
52
  
Introduction to compact device modelling with the Qucs EDD blocks, ADMS 
Verilog-A code and Qucs dynamic linking loader: Part  6; Qucs Verilog-A 
model generation flow chart    




● Finish Qucs GUI Qt3 to Qt4 move then convert to Qt5
● New implementation of matrix calculations using Libeigen3
● Expand and unify the number of Qucs component and device models
● Improve Qucs analogue simulation engine
● Improve ADMS/Verilog-A model synthesis via dynamic model loading
● Increase the coverage of Verilog-A(MS) statements
● Stabilise Qucs/Octave simulation link
● Improve Qucs/Python link
● Improve Qucs documentation
Long Term
● Introduce some sort of parallelism into Qucs-core
● Add PCB facilities to Qucs
● Rewrite Qucs GUI to improve overall performance
● Add animation to Qucs
● Enable mixed-signal co-simulation (tight coupling of Qucs/
Qucsator with Icarus Verilog or Verilator)
● Extend Qucsconv to work with later SPICE versions,
for example Xyce and ngspice
● Add circuit design routines to Qucs component netlists
● Move to Graphics View Framework
● Re-factor Qucs code base to improve readability and 
● maintainability 54
The next release of Qucs for the Linux, MAC OS and PC Windows is targeted for early summer 2014
  
Summary
● Qucs is a freely available circuit simulators distributed as open source software 
under the GNU General Public Licence (GPL).
● This presentation has attempted to outline the history and the fundamental 
features of the package, the available equation-defined components, built in 
modelling aids, analysis types and post-simulation data analysis and 
visualisation capabilities.
● A series of slides reviewed the current position of the ADMS Verilog-A model 
synthesiser, describing its implementation in the current Qucs release. The talk 
also introduced how ADMS can be used to develop equation-defined component 
models of established and emerging technology devices.
● An outline of a number of proposed future developments was presented at the 
end of the talk.
55
Qucs is freely available under the open source General Public Licence.
Download from: Qucs version 0.0.18, http://qucs.sourceforge.net
The current development version of Qucs which includes the new Verilog-A/ADMS
compact modelling system, including the Qucs dynamic-loader source code can be downloaded
from http://sourceforge.net/p/qucs/git/ci/dynamic-loader-rebase140211/tree/ 
